**Encoder & Decoder**

**Lab no #06**

** Fall 2019**

**Fall 2021**

**CSE202L Digital logic and computer design**

Submitted by: **Ashfaq Ahmad**

Registration No. : **19PWCSE1795**

Class Section: **B**

“On my honor, as student of University of Engineering and Technology, I have neither given nor received unauthorized assistance on this academic work.”

Student Signature: \_\_\_\_\_\_\_\_\_\_\_\_\_\_

Submitted to:

**Engr. Abdullah hameed**

January 13, 2021

**Department of Computer Systems Engineering**

**University of Engineering and Technology, Peshawar**

**OBJECTIVES**

After completing this experiment you will be able to:

* Design and construct Decoder and Encoder
* Verify their truth tables using logic gates

**COMPONENTS REQUIRED**

 Two 7410, 3 I/P NAND gate

 Three 7432, 2 I/P OR gate

 7404 hex inverter

**THEORY**

**DECODER:**

A Decoder is a multiple input multiple output logic circuit which converts coded input into coded output where input and output codes are different. The input code generally has fewer bits than the output code. Each input code word produces a different output code word i.e there is one to one mapping can be expressed in truth table. In the block diagram of Decoder circuit the encoded information is present as n input producing 2n possible outputs. 2n output values are from 0 through out 2n– 1.


**ENCODER:**

An Encoder is a digital circuit that perform inverse operation of a Decoder. An Encoder has 2n input lines and n output lines. In Encoder the output lines generates the binary code corresponding to the input value. In octal to binary Encoder it has eight inputs, one for each octal digit and three outputs that generate the corresponding binary code. In Encoder it is assumed that only one input has a value of one at any given time otherwise the circuit is meaningless. It has an ambiguila that when all inputs are zero the outputs are zero. The zero outputs can also be generated when D0 = 1.

**PROCEDURE**

* Connections are given as per circuit diagram.
* Logical inputs are given as per circuit diagram.
* Observe the output and verify the truth table.


**LOGIC DIAGRAM FOR DECODER**




**Truth table:**


|  |  |  |  |  |  |  |
| --- | --- | --- | --- | --- | --- | --- |
| **input** | | | **output** | | | |
| **E** | **A** | **B** | **D0** | **D1** | **D2** | **D3** |
| **1** | **x** | **x** |  |  |  |  |
| **0** | **0** | **0** | **0** | **1** | **1** | **1** |
| **0** | **0** | **1** | **1** | **0** | **1** | **1** |
| **0** | **1** | **0** | **1** | **1** | **0** | **1** |
| **0** | **1** | **1** | **1** | **1** | **1** | **0** |

**Real life picture of Decoder:**




Proteus pic:







**LOGIC DIAGRAM FOR ENCODER**



Proteus pic:






**TRUTH TABLE**


|  |  |  |  |  |  |  |  |  |  |  |
| --- | --- | --- | --- | --- | --- | --- | --- | --- | --- | --- |
| **input** | | | | | | |  | **output** | | |
| **Y1** | **Y2** | **Y3** | **Y4** | **Y5** | **Y6** | **Y7** | **Y8** | **A** | **B** | **C** |
| **1** | **0** | **0** | **0** | **0** | **0** | **0** | **0** | **0** | **0** | **0** |
| **0** | **1** | **0** | **0** | **0** | **0** | **0** | **0** | **0** | **0** | **1** |
| **0** | **0** | **1** | **0** | **0** | **0** | **0** | **0** | **0** | **1** | **0** |
| **0** | **0** | **0** | **1** | **0** | **0** | **0** | **0** | **0** | **1** | **1** |
| **0** | **0** | **0** | **0** | **1** | **0** | **0** | **0** | **1** | **0** | **0** |
| **0** | **0** | **0** | **0** | **0** | **1** | **0** | **0** | **1** | **0** | **1** |
| **0** | **0** | **0** | **0** | **0** | **0** | **1** | **0** | **1** | **1** | **0** |
| **0** | **0** | **0** | **0** | **0** | **0** | **0** | **1** | **1** | **1** | **1** |

**REVIEW QUESTIONS**

**Question no 1:**



**Question no 2 and 3:**



**Question no 4:**

